

FIG. 1




FIG. 2




FIG. 3




FIG. 4

```

graph TD
    Start([start]) --> 510[access mode determined by configuration at manufacture-time, e.g., using fuse(s) programmed to select configuration information]
    510 --> 520[access mode determined by configuration at boot-up time, e.g., selecting configuration from an external pin, a PROM, or other source]
    520 --> 530[access mode determined by (application or privileged) software at runtime]
    530 --> 540[access mode determined by control signals supplied by CPU during memory access]
    540 --> 540a[540a  
access mode determined by configuration information maintained special purpose register within CPU]
    540 --> 540b[540b  
partition memory array based on different types of accesses (e.g., local memory (store instructions) and data cache (speed up data accesses))]
    540a --> 550[access mode determined by address of memory access]
    540b --> 550
    550 --> 550a[550a  
compare address to one or more address ranges, e.g., in a register(s)]
    550 --> 550b[550b  
perform logic operation on address]
    550a --> End([end])
    550b --> End

```

FIG. 5

FIG. 5




FIG. 6